

#3

Applicant(s)	N. Inaga, et al.	INFORMATION DISCLOSURE STATEMENT FORM PTO-1449
Serial No.	09/648,857	
Filing Date	August 25, 2000	
Group Art Unit	2859	
Examiner Name	Unknown	
Attorney Docket No.	400.002US01	
Title: ADJUSTABLE TIMING CIRCUIT OF AN INTEGRATED CIRCUIT		Sheet 1 of 1 JAN 16 2001 O I P E SC42 301 PATENT & TRADEMARK OFFICE

U.S. Patent References				
Examiner Initials	Patent No.	Issue Date	Name	Filing Date
EL	5,041,886	08/20/91	Lee	09/25/89
EL	5,537,354	07/16/96	Mochizuki et al.	12/14/94
EL	5,600,605	02/04/97	Schaefer	06/07/95
EL	5,666,321	09/09/97	Schaefer	09/01/95
EL	5,751,039	05/12/98	Kauffman et al.	09/19/97
EL	5,787,457	07/28/98	Miller et al.	10/18/96
EL	5,936,903	08/10/99	Jeng et al.	08/07/98
EL	5,995,438	11/30/99	Jeng, et al.	08/07/98
EL	6,026,465	02/15/00	Mills et al.	06/18/97
EL	6,081,477	06/27/00	Li	12/03/98
EL	6,137,133	10/24/00	Kauffman et al.	05/11/98
EL	6,141,247	10/31/00	Roohparvar et al.	12/21/98

Foreign Patent References					
Examiner Initials	Foreign Patent		Name	Publication Date	T?
	Country	No.			

Other References	
Examiner Initials	Author, Title, Date, Pages, etc.
EL	Keeth, et al., "DRAM circuit design: a tutorial," IEEE Press, 2001, pp.16-23, 142-153
EL	Micron Semiconductor Products, Inc., "2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory," <u>Flash Memory</u> www.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12
EL	Micron, "16 Mb: x16 SDRAM" <u>Synchronous DRAM</u> , www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51

RECEIVED
JAN 19 2001
TECHNOLOGY CENTER 2800

RECEIVED
FEB 26 2001
Technology Center 2100

Examiner Signature		Date Considered	5/27/07
*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			